It is a special kind of examine cycle implicitly tackled to your interrupt controller, which returns an interrupt vector. The 32-bit tackle area is ignored. One particular feasible implementation is to deliver an interrupt admit cycle on an ISA bus employing a PCI/ISA bus bridge. Gadgets linked to the PCI https://nathanlabsadvisory.com/pci-dss/